


Advance Information


CRT CONTROLLER (CRTC)

The MC6845 CRT Controller performs the interface to raster scan CRT displays. It is intended for use in processor-based controllers for CRT terminals in stand-alone or cluster configurations.

The CRTC is optimized for hardware/software balance in order to achieve integration of all key functions and maintain flexibility. For instance, all keyboard functions, R/W, cursor movements, and editing are under processor control; whereas the CRTC provides video timing and Refresh Memory Addressing.

- Applications include "glass-teletype," smart, programmable, intelligent CRT terminals; video games; information display.
- Alphanumeric, semi-graphic, and full graphic capability.
- Fully programmable via processor data bus. Can generate timing for almost any alphanumeric screen density, e.g. 80 x 24, 72 x 64, 132 x 20, etc.
- Single +5 volt supply. TTL/6800 compatible I/O.
- Hardware scroll (paging or by line or by character)
- Compatible with CPU's and MPU's which provide a means for synchronizing external devices.
- Cursor register and compare circuitry.
- Cursor format and blink are programmable.
- Light pen register.
- Line buffer-less operation. No external DMA required. Refresh Memory is multiplexed between CRTC and MPU.
- Programmable interlace or non-interlace scan.
- 14-bit wide refresh address.





MC6845

SYSTEM BLOCK DIAGRAM DESCRIPTION

As shown in Figure 1, the primary function of the CRTC is to generate refresh addresses (MA0-MA13), row selects (RA0-RA4), and video monitor timing (HSYNC, VSYNC) and Display Enable. Other functions include an internal cursor register which generates a Cursor output when its contents compare to the current Refresh Address. A light-pen strobe input signal allows capture of Refresh Address in an internal light pen register.

All timing in the CRTC is derived from the Clk input. In alphanumeric terminals, this signal is the character rate. Character rate is divided down from video rate by external High Speed Timing when the video frequency is greater than 3 MHz. Shift Register, Latch, and MUX Control signals are also provided by external High Speed Timing.


The processor communicates with the CRTC through a buffered 8-bit Data Bus by reading writing into the 18-register file of the CRTC.

The Refresh Memory address is multiplexed between the Processor and CRTC. Data appears on a Secondary Bus which is buffered from the processor Primary Bus. A number of approaches are possible for solving contentions for the Refresh Memory.

- 1. Processor always gets priority.
- Processor gets priority access anytime, but can be synchronized by an interrupt to perform accesses only during horizontal and vertical retrace times.
- 3. Synchronize processor by memory wait cycles.
- 4. Synchronize processor to character rate (See Figure 2). The 6800 MPU family lends itself to this configuration because it has constant cycle lengths. This method provides zero burden on the processor because there is never a contention for memory. All accesses are "transparent."

The secondary data bus concept in no way precludes using the Refresh RAM for other purposes. It looks like any other RAM to the Processor. For example, using Approach 4, a 64K byte RAM Refresh Memory could perform refresh and program storage functions transparently.

FIGURE 2 - TRANSPARENT REFRESH MEMORY CONFIGURATION TIMING USING 6800 MPU FAMILY



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc*	-0.3 to +7.0	Vdc
Input Voltage	V _{in} *	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	٥ć

*With respect to VSS (Gnd).

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input Low Voltage	VIL	-0.3	-	0.8	Vdc
Input High Voltage	VIH	2.0	-	⊽cc	Vdc


Characteristic	Symbol	Min	Тур	Max	Unit	
Input High Voltage		⊻ін	2.0	-	Vcc	Vdc
Input Low Voltage		VIL	-0.3	-	0.8	Vdc
Input Leakage Current		lin	_	1.0	2.5	μAdc
Three-State (V _{CC} = 5.25 V) (V _{in} = 0.4 to 2.4 V)		ITSI	-10	2.0	10	μAdc
Output High Voltage (I _{load} = -205 μA) (I _{load} = -100 μA)	D0-D7 Other Outputs	∨он	2.4 2.4			Vdc
Output Low Voltage (l _{load} = 1.6 mA)		VOL	-	-	0.4	Vdc
Power Dissipation		PD		600	_	mW
Input Capacitance	D0-D7 All others	C _{in}	-		12.5 10	pF
Output Capacitance	All Outputs	Cout	_	-	10	pF
Minimum Clock Pulse Width, Low		PWCL	160	- '		ns
Minimum Clock Pulse Width, High		Русн	200	-	_	ns
Clock Frequency		fc		- 1	2.5	MHz
Rise and Fall Time for Clock Input		t _{cr} , t _{cf}			20	ns
Memory Address Delay Time		^t MAD		-	160	ns
Raster Address Delay Time		^t RAD	-	-	160	ns
Display Timing Delay Time		тото		-	300	ns
Horizontal Sync Delay Time		tHSD	_	-	300	ns
Vertical Sync Delay Time		tvsd		-	300	ns
Cursor Display Timing Delay Time		tCDD	-	-	300	ns
Light Pen Strobe Minimum Pulse Width		PWLPH	100			ns
Light Pen Strobe Disable Time		tLPD1	_		120	ns
		tLPD2	-	-	0	ns

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0, T_A = 0 to 70^oC unless otherwise noted)

Note: The light pen strobe must fall to low level before VSYNC pulse rises.

BUS TIMING CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit							
READ/WRITE											
Enable Cycle Time	^t cycE	1.0	·	μs							
Enable Pulse Width, High	PWEH	0.45	25	μs							
Enable Pulse Width, Low	PWEL	0.43		μs							
Setup Time, CS and RS valid to enable positive transition	tAS	160		ns							
Data Delay Time	tDDR	_	320	ns							
Data Hold Time (Read) (write)	tH	10 10	-	ns							
Address Hold Time	t _{AH}	10		ns							
Rise and Fall Time for Enable Input	ter, tef		25	ns							
Data Setup Time	tDSW	195		ns							
Data Access Time	tACC		480	ns							







FIGURE 4 - RELATION BETWEEN LPSTB AND REFRESH MEMORY ADDRESS

MOTOROLA Semiconductor Products Inc.


.

FIGURE 5 - BUS TIMING CHART


5a - Bus Read Timing (Read Information From CRTC)



5b - Bus Write Timing (Write Information Into CRTC)



(M) MOTOROLA Semiconductor Products Inc.



MOTOROLA Semiconductor Products Inc.

-

PIN DESCRIPTION

PROCESSOR INTERFACE

The CRTC interfaces to a processor bus on the bidirectional data bus (D0-D7) using \overline{CS} , RS, E, and R/ \overline{W} for control signals.

Data Bus (D0-D7) – The bidirectional data lines (D0-D7) allow data transfers between the CRTC internal Register File and the processor. Data bus output drivers are 3-state buffers which remain in the high impedance state except when the processor performs a CRTC read operation. A high level on a data pin is a logical "1."

Enable (E) – The Enable signal is a high impedance TTL/MOS compatible input which enables the data bus input/output buffers and clocks data to and from the CRTC. This signal is usually derived from the processor clock, and the high to low transition is the active edge.

Chip Select (\overline{CS}) — The \overline{CS} line is a high impedance TTL/MOS compatible input which selects the CRTC when low to read or write the internal Register File. This signal should only be active when there is a valid stable address being decoded from the processor.

Register Select (RS) – The RS line is a high impedance TTL/MOS compatible input which selects either the Address Register (RS = "0") or one of the Data Registers (RS = "1") of the internal Register File.

Read/Write (R/W) – The R/W line is a high impedance TTL/MOS compatible input which determines whether the internal Register File gets written or read. A write is active low ("0").

CRT CONTROL

The CRTC provides horizontal sync (HS), vertical sync (VS), and Display Enable signals.

Vertical Sync (V SYNC) – This TTL compatible output is an active high signal which drives the monitor directly or is fed to Video Processing Logic for composite generation. This signal determines the vertical position of the displayed text.

Horizontal Sync (H SYNC) – This TTL compatible output is an active high signal which drives the monitor directly or is fed to Video Processing Logic for composite generation. This signal determines the horizontal position of the displayed text.

Display Enable — This TTL compatible output is an active high signal which indicates the CRTC is providing addressing in the active Display Area.

REFRESH MEMORY/CHARACTER GENERATOR ADDRESSING

The CRTC provides Memory Addresses (MA0-MA13) to scan the Refresh RAM. Also provided are Raster Addresses (RA0-RA4) for the character ROM.

Refresh Memory Addresses (MA0-MA13) – These 14 outputs are used to refresh the CRT screen with pages of data located within a 16K block of refresh memory. These outputs drive a TTL load and 30pF. A high level on MA0-MA13 is a logical "1."

Raster Addresses (RA0-RA4) – These 5 outputs from the internal Raster Counter address the Character ROM for the row of a character. These outputs drive a TTL load and 30pF. A high level (on RA0-RA4) is a logical "1."

OTHER PINS

status:

Cursor – This TTL compatible output indicates Cursor Display to external Video Processing Logic. Active high signal.

Clock (CLK) – The CLK TTL/MOS compatible input is used to synchronize all CRT control signals. An external dot counter is used to derive this signal which is usually the character rate in an alphanumeric CRT. The active transition is high to low.

Light Pen Strobe (LPSTR) – This high impedance TTL/MOS compatible input latches the current Refresh Addresses in the Register File. Latching is on the low to high edge and is synchronized internally to character clock. V_{CC} , Gnd

 \overline{RES} – The \overline{RES} input is used to Reset the CRTC. An input low level on \overline{RES} forces CRTC into following


- (A) All the counters in CRTC are cleared and the device stops the display operation.
- (B) All the outputs go down to low level.
- (C) Control registers in CRTC are not affected and remain unchanged.

This signal is different from other M6800 family in the following functions:

- (A) RES signal has capability of reset function only. when LPSTB is at low level.
- (B) After RES has gone down to low level, output signals of MA0-MA13 and RA0-RA4, synchronizing with CLK low level, goes down to low level. (At least 1 cycle CLK signal is necessary for reset.)
- (C) The CRTC starts the Display operation immediately after the release of RES signal.

TABLE 1 - CRTC Operating Mode

RES	LPSTB	OPERATING MODE
0	0	Reset
0	1	Test Mode
1	0	Normal Mode
1	1	Normal Mode



CRTC DESCRIPTION (Figure 8: CRTC Block Diagram)

The CRTC consists of programmable horizontal and vertical timing generators, programmable linear address register, programmable cursor logic, light pen capture register, and control circuitry for interface to a processor bus.

All CRTC timing is derived from CLK, usually the output of an external dot rate counter. Coincidence (CO) circuits continuously compare counter contents to the contents of the programmable register file, R0-R17. For horizontal timing generation, comparisons result in: 1) Horizontal sync pulse (HS) of a frequency, position, and width determined by the registers, 2) Horizontal Display Signal of a frequency, position, and duration determined by the registers.

The Horizontal counter produces H clock which drives the Scan Line Counter and Vertical Control. The contents of the Raster Counter are continuously compared to the Max Scan Line Address Register. A coincidence resets the Raster Counter and clocks the Vertical Counter.

Comparisons of Vertical Counter contents and Vertical Registers result in: 1) Vertical sync pulse (VS) of a frequency and positon determined by the registers-the width is fixed at 16 raster lines in the vertical control section and is not programmable, 2) Vertical Display of a frequency and position determined by the registers,

The Vertical Control Logic has other functions.


- 1. Generate row selects. RAO-RA4, from the Raster Count for the corresponding interlace or noninterlace modes.
- 2. Extend the number of scan lines in the vertical total by the amount programmed in the Vertical Total Adjust Register.

The Linear Address Generator is driven by CLK and locates the relative positions of characters in memory with their positions on the screen. Fourteen lines, MA0-MA13, are available for addressing up to four pages of 4K characters, 8 pages of 2K characters, etc. Using the Start Address Register, hardware scrolling through 16K characters is possible. The Linear Address Generator repeats the same sequence of addresses for each scan line of a character row.

The cursor logic determines the cursor location, size, and blinking rate on the screen. All are programmable.

The light pen strobe going high causes the current contents of the Address Counter to be latched in the Light Pen Register. The contents of the Light Pen Register are subsequently read by the Processor.

Internal CRTC registers are programmed by the processor through the data bus, D0-D7, and the control signals-R/W, CS, RS and E.



MOTOROLA Semiconductor Products Inc.

FIGURE 9 - ILLUSTRATION OF THE CRT SCREEN FORMAT

REGISTER FILE DESCRIPTION (See Table 2)

Nineteen registers in the CRTC can be accessed by means of the data bus. Register addressing and lengths are shown in Table 2.

ADDRESS REGISTER

The Address Register is a 5 bit write-only register used as an "indirect" or "pointer" register. Its contents are the address of one of the other 18 registers in the file. When RS and \overline{CS} are low, the Address Register itself is addressed. When RS is high, the Register File is accessed.

HORIZONTAL TIMING REGISTERS R0, R1, R2, and R3

Figure 9 shows the visible display area of a typical CRT monitor giving the point of reference for horizontal registers as the left most displayed character position. Horizontal registers are programmed in "character time" units with respect to the reference.

Horizontal Total Register (R0) – This 8 bit write-only register determines the horizontal frequency of HS. It is the total of displayed plus non-displayed character time units minus one.

Horizontal Displayed Register (R1) – This 8 bit write-only register determines the number of displayed characters per horizontal line.

Horizontal Sync Position Register (R2) - This 8 bit write-only register determines the horizontal sync postiion on the horizontal line.

Horizontal Sync Width Register (R3) - This 4 bit

write-only register determines the width of the HS pulse. It may not be apparent why this width needs to be programmed. However, consider that all timing widths must be programmed as multiples of the character clock period which varies. If HS width were fixed as an integral number of character times, it would vary with character rate and be out of tolerance for certain monitors. The rate programmable feature allows compensating HS width.

VERTICAL TIMING REGISTERS R4, R5, R6, R7, R8, and R9

The point of reference for vertical registers is the top character position displayed. Vertical registers are programmed in character row times or scan line times.

Vertical Total Register (R4) and Vertical Total Adjust Register (R5) — The vertical frequency of VS is determined by both R4 and R5. The calculated number of character line times is usually an integer plus a fraction to get exactly a 50 or 60 Hz vertical refresh rate. The integer number of character line times minus one is programmed in the 7 bit write-only Vertical Total Register; the fraction is programmed in the 5 bit write-only Vertical Scan Adjust Register as a number of scan line times.

Vertical Displayed Register (R6) – This 7 bit write-only register determines the number of displayed character rows on the CRT screen, and is programmed in character row times.

Vertical Sync Position (R7) – This 7 bit write-only register determines the vertical sync position with respect

			Addr	ess R	egiste	н	Register		Program					N	umbe	r of 8	its		
cs	RS	4	3	2	1	0	#	Register File	Unit	Read	Write	7	6	5	4	3	2	1	
1	X	Х	х	х	х	х	х		-	-	-				\sim	7	\sim	Ζ	Γ
0	0	x	х	X	х	х	x	Address Register	_	No	Yes								Γ
0	1	0	0	0	0	0	RO	Horizontal Total	Char.	No	Yes								Γ
0	1	0	0	0	0	1	R1	Horizontal Displayed	Char.	No	Yes								Γ
0	1	0	0	0	1	0	R2	H. Sync Position	Char.	No	Yes	1			1				Γ
0	1	0	0	0	1	1	R3	H. Sync Width	Char.	No	Yes				$\overline{\mathbf{N}}$				Γ
0	1	0	0	1	0	0	R4	Vertical Total	Char. Row	No	Yes								Γ
0	1	0	0	1	0	1	R5	V. Total Adjust	Scan Line	No	Yes								
0	1	0	0	1	1	0	R6	Vertical Displayed	Char. Row	No	Yes								Γ
0	1	0	0	1	1	1	R7	V. Sync Position	Char. Row	No	Yes			1					Γ
0	1	0	11	0	0	0	R8	Interlace Mode		No	Yes		\sim	\sim	\sim	\sim	\sim		Γ
0	1	0	1	0	0	1	R9	Max Scan Line Address	Scan Line	No	Yes		\mathbb{N}		J				Γ
0	1	0	1	0	1	0	R10	Cursor Start	Scan Line	No	Yes		В	Р			(1	lote	1)
0	1	0	1	0	1	1	R11	Cursor End	Scan Line	No	Yes		\sim	$\overline{\mathbf{N}}$					Γ
0	1	0	1	1	0	0	R12	Start Address (H)	-	No	Yes	$\overline{\ }$	\geq			[Ι
0	1	0	1	1	0	1	B13	Start Address (L)	-	No	Yes		1						Γ
0	1	0	1	1	1	0	R14	Cursor (H)	-	Yes	Yes		\sum			Ι			Γ
0	1	0	1	1	1	1	R 15	Cursor (L)	-	Yes	Yes						I		T
0	1	1	0	0	0	0	R16	Light Pen (H)	~	Yes	No		$\overline{\mathbf{N}}$	J	Ι		Γ		T
0	1	1	0	0	0	1	R17	Light Pen (L)	-	Yes	No	1	1	T	T	Τ			T

TABLE 2 - CRTC INTERNAL REGISTER ASSIGNMENT

Note (1): Bit 5 of the Cursor Start Raster Register is used for blink period control, and

Bit 6 is used to select blink or non-blink



MOTOROLA Semiconductor Products Inc.

to the reference. It is programmed in character row times.

Interlace Mode Register (R8) — This 2 bit write-only register controls the raster scan mode (see Figure 11). When bit 0 and bit 1 are reset, or bit 0 is reset and bit 1 set, the non-interlace raster scan mode is selected. Two interlace modes are available. Both are interlaced 2 fields per frame. When bit 0 is set and bit 1 is reset, the interlace sync raster scan mode is selected. Also when bit 0 and bit 1 are set, the interlace sync and video raster scan mode is selected.

Maximum Scan Line Address Register (R9) – This 5 bit write-only register determines the number of scan lines per character row including spacing. The programmed value is a max address and is one less than the number of scan lines.

OTHER REGISTERS

Cursor Start Register (R10) – This 7 bit write-only register controls the cursor format (see Figure 10). Bit 5 is the blink timing control. When bit 5 is low, the blink frequency is 1/16 of the vertical field rate, and when bit 5 is high, the blink frequency is 1/32 of the vertical field rate. Bit 6 is used to enable a blink. The cursor start scan line is set by the lower 5 bits.

Cursor End Register (R11) – This 5 bit write-only register sets the cursor end scan line.

Start Address Register (H & L) (R12, R13) – Start Address Register is a 14 bit write-only register which determines the first address put out as a refresh address after vertical blanking. It consists of an 8 bit lower register, and a 6 bit higher register.

Light Pen Register (H & L) (R16, R17) – This 14 bit read-only register is used to store the contents of the Address Register (H & L) when the LPSTB input pulses high. This register consists of an 8 bit lower and 6 bit higher register.

Cursor Register (H & L) (R14, R15) – This 14 bit read/write register stores the cursor location. This register consists of an 8 bit lower and 6 bit higher register.

CURSOR

The Cursor Start and End Registers allow a cursor of up to 32 scan lines in height to be placed on any scan lines of the character block as shown in Figure 10. Using Bits 5 & 6 of the Cursor Start Register, the cursor is programmed with blink periods of 16 or 32 times the field period. Optional non-blink and non-display modes can also be selected. When an external 2X blink on characters is required, it may be necessary to perform cursor blink externally as well so that both blink rates are synchronized. Note that an invert/non-invert cursor is easily implemented by programming the CRTC for blinking cursor and externally inverting the video signal with an exclusive-OR.

The cursor is positioned by changing the contents of registers R14 and R15. The cursor can be placed at any of 16K character positions, thus facilitating hardware paging and scrolling through memory without loss of the cursor's original position.

INTERLACE/NON-INTERLACE DISPLAY MODES

An illustration of the 3 raster scan modes of operation is shown in Figure 11. Normal sync mode is non-interlace. In this mode, each scan line is refreshed at the vertical field rate (e.g., 50 or 60 Hz). Frame time is divided into even and odd alternating fields. The horizontal and vertical timing relationship results in the displacement of scan lines in the odd field with respect to the even field. When the same information is painted in both fields, the mode is called "Interlace Sync;" this is a useful mode for enhancing readability by filling in a character. When the even lines of a character are displayed in the even field and the odd lines in the odd field, the mode is called "Interlace Sync and Video." This last mode effectively doubles the character density on a monitor of a given bandwidth. The disadvantage of both interlace modes is an apparent flicker effect, which can be reduced by careful monitor design.

There are restrictions on the programming of CRTC registers for interlace operation:

- Horizontal total character count, N_{ht} must be odd (i.e., an even number of character times)
- 2) For Interlace Sync and Video mode only, the max scan line address, N_{sl} , must be odd (i.e., an even number of scan lines)
- 3) For Interlace Sync and Video mode only, the Vertical Displayed Total characters must be even. The programmed number, N_{vd}, must be one-half the actual number required.
- 4) For Interlace Sync & Video mode only, the Cursor START and Cursor End Registers must both be even or both odd.

LIGHT PEN

The contents of the CRTC Address Counter are strobed into R16/R17 Light Pen Registers on the next high to low CLK transition afterLPSTB goes high. In most systems, the light pen signal would also cause a processor interrupt routine to read R16/R17. Slow light pen response requires the processor software to modify the captured address read from R16/R17 by a calibration factor.

PROGRAMMING CONSIDERATIONS

Initialization – Registers R0-R15 must be initialized after power is turned on. The processor normally loads the CRTC registers sequentially from a firmware table. Henceforth, R0-R11 are not changed in most systems. The 6800 program in Table 3 and Figure 12 shows a typical CRTC initialization.


Hardware Scrolling – Registers R12/R13 contents determine which memory location is the first displayed character on the screen. Since the CRTC Linear Address Generator counts from this beginning count, the displayed portion of the screen may be a window on any continuous string of characters within a 16K block or refresh memory. By centering the R12/R13 pointer in the middle of the available memory space, scrolling up or down is possible... by line, page, or character.

FIGURE 10 - CURSOR CONTROL

Cursor Start Register

В	P	
Bit 6	Bit 5	Cursor Display Mode
0	0	Non-Blink
0	1	Cursor Non-Display
1	0	Blink, 1/16 Field Rate
1	1	Blink, 1/32 Field Rate

Example of Cursor Display Mode



On


Off

On Blink Period = 16 or 32 Times **Field Period**



Interlace Mode Register

Bit 1	Bit 0	Mode
0	0	Normal Sync Mode (Non-Interlace)
0	1	Interlace Sync Mode
1	1	Interlace Sync & Video Mode



Normal Sync

MOTOROLA Semiconductor Products Inc.

		Program	-	Programm	ed Value	
Reg. #	Register File	Unit	Calculation*	Decimal	Hex	
RO	H Total	Тс	102 x .527 = 53.76 μs	102 - 1 = 101	N _{ht} = \$65	
R1	H Displayed	T _c	80 x .527 = 42.16 μs	80	N _{hd} = \$50	
R2	H Sync Position	Tc	86 × .527 = 45.32 μs	86	N _{hsp} = \$56	
R3	H Sync Width	Tc	9 x .527 = 4.74 μs	9	N _{hsw} = \$09	
R4	V Total	Tcr	25 x 645.12 = 16.13 ms	25 = 1 = 24	N _{vt} = \$18	
R5	V Total Adjust	T _{sl}	10 x 53.76 = .54 ms	10	N _{adi} = \$0A	
R6	V Displayed	T _{cr}	24 x 645.12 = 15.48 ms	24	N _{vd} = \$18	
R7	V Sync Position	T _{cr}	24 x 645.12 = 15.48 ms	24	N _{vsp} = \$18	
R8	Interlace Mode	-		-	\$00	
R9	Max Scan Line Address	T _{sl}		11	N _{sl} = \$0B	
R10	Cursor Start	T _{sl}		0	\$00	
R11	Cursor End	т _{sl}		11	\$0B	
R12	Start Address (H)	-		100	\$00	
R13	Start Address (L)	-		128	\$80	
R14	Cursor (H)	-		100	\$00	
R15	Cursor (L)	-		128	\$80	

TARLES -	Typical	80 v 24	Screen	Format	Initialization	AF CRTC
HADLE 3 -	і урісаі	OU X 24	Screen	rormat	Initialization	OTCHIC

Clock Period = T_c = .527 μ s

Scan Line Period = T_{sl} = (N_{ht} + 1) x T_c = 102 x .527 μ s = 53.76 μ s

Character Row Period = $T_{cr} = N_{sl} \times T_{sl} = 12 \times 53.76 \ \mu s = 645.12 \ \mu s$

*These are typical values for the Motorola M3000 Monitor; values may vary for other monitors.

FIGURE 12 - INITIALIZATION OF CRTC FOR 80x24 SCREEN FORMAT IN TABLE 3

PAGE	001 CRTINT			
00001 00002 00003 00004 00005 00005 00005 00005 00005 00005	0000 5F 0001 CE 0020 0004 F7 9000 0007 A6 00 0009 B7 9001 000C 08	NAM ORG CLR LDX CRTII STA LDA STA INX INC	#\$20 E \$9000 CRTC ADDR REG A 0,X A \$9001 ACC TO CRTC R	
00019 00010 00012 00012 00013 00013 00015 00015 00015 00018 CRTII	000E C1 10 0010 26 F2 0012 3F 0020 0020 65 0024 18 0028 00 002C 0080	CMP BNE SWI ORG CRTTAB FCB FCB FCB FDB END	B #\$10 LAST CRTC REG CRTI1 \$20 \$65,\$50,\$56,\$9 \$18,\$0A,\$18,\$18 0,\$0B,0,\$0B	?

TOTAL ERRORS 00000


OPERATION OF THE CRTC

Timing Chart of the CRT Interface Signals – Timing charts of CRT interface signals are illustrated in this section with the aid of programmed example of the CRTC. When values listed in Table 4 are programmed into CRTC control registers, the device provides the outputs as shown in the Timing Diagrams (Figures 13 through 15). The screen format of this example is shown in Figure 9. Figure 16 is an illustration of the relation between Refresh Memory Address (MA0-MA13), Raster Address (RA0-RA4) and the position on the screen. In this example, the start address is assumed to be "0".


Reg. #	Register Name	Value	Programmed Value
RO	H. Total	N _{ht} +1	Nht
R1	H. Displayed	Nhd	Nhd
R2	H. Sync Position	Nhsp	N _{hsp}
R3	H. Sync Width	Nhsw	N _{hsw}
R4	V. Total	N _{vt} +1	N _{vt}
R5	V. Scan Line Adjust	Nadj	N _{adj}
R6	V. Displayed	N _{vd}	N _{vd}
R7	V. Sync Position	N _{vsp}	N _{vsp}
R8	Interlace Mode		
R9	Max. Scan Line Address	N _{si}	N _{sl}
R10	Cursor Start		
R11	Cursor End		
R12	Start Address (H)	0	
R13	Start Address (L)	0	
R14	Cursor (H)		
R15	Cursor (L)		
R16	Light Pén (H)		
R17	Light Pen (L)		

TABLE 4 - Values Programmed Into CRTC Registers

FIGURE 13 - CRTC HORIZONTAL TIMING



*Timing is shown for first displayed scan row only. See Chart in Figure 16 for other rows. The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13 = 0. FIGURE 14 - CRTC VERTICAL TIMING



*Nht must be an odd number for both interlace modes.


**Initial MA is determined by R12/R13 (Start Address Register), which is zero in this timing example.

Inc.

***Nsl must be an odd number for Interlace Sync and Video Mode.

**** The present CRTC freezes MA addresses at $N_{vd} \times N_{hd}$ during vertical retrace. A design change is pending to allow MA to free run during vertical retrace time.

FIGURE 15 - CURSOR TIMING



*Timing is shown for non-interlace and interlace sync modes.

Example shown has cursor programmed as:

Cursor Register = Nhd + 2

Cursor Start = 1

Cursor End = 3

** The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13 = 0.

•

Character Row Horizontal Display Scan Line Horizontal Retrace (Non-Display) Character Nht Nhd Nhd · 1 1 0 1 1 1 Nht ٥ Nhd 1 Nhđ N_s 2XNhd 2XNhd - 1 0 Nhd Nhd + 1 Nhd + Nht . 1 - 1 Nhd 2XN_{hd} · 1 Nhd + Nht N. Nhc + 1 2XNhd 2XNhd 2XNhd + 1 3XNhd 3XN_{hd} · 1 0 2Nhd + Nht . T 2 1 isplay • 1 . 2XNhd 3XNhd 2Nhd + Nht 3XN_{hd} 1 2XN_{hd} + 1 Ns ō Cal C O N_{vd} × N_{hd} (Nvd · 1) × Nhd (N_{vd} - 1) × N_{hd} + 1 (Nvd - 1) × Nhd + Nht N_{vd} x N_{hd} · 1 1 1 1 N_{vd} · 1 1 (N_{vd} - 1) × N_{hd} (N_{vd} - 1) × N_{hd} + 1 Nvd× Nhd - 1 Nvd × Nhd Ne (N_{vd} - 1) × N_{hd} + N_{ht} (N_{vd} + 1) × N_{hd} - 1 (N_{vd} + 1) × N_{hd} Nvd × Nhd + Nht N_{vd} × N_{hd} + 1 0 N_{vd} × N_{hd} N_{vd} 1 Nsi (N_{vd} + 1) × N_{hd} - 1 N_{vd} × N_{hd} (N_{vd} + 1) x N_{hd} N_{vd} × N_{hd} + N_{ht} N_{vd} × N_{hd} + 1 Vertical Retrace (Non-Display) 0 N_{vt} x N_{hd} N_{vt} × N_{hd} + 1 (N_{vt} + 1) x N_{hd} - 1 (Nvt + 1) × Nhd Nvt × Nhd + Nht Nvt - 1 1 N. Nyt × Nhd Nvt × Nhd + 1 (N_{vt} + 1) × N_{hd} - 1 (N_{vt} + 1) × N_{hd} Nvt × Nhd + Nht (Nvt + 1) × Nhd (N_{vt} + 2) × N_{hd} - 1 (Nvt + 1) Nhd + Nht 0 (N_{vt} + 1) × N_{hd} + 1 (Nvt + 2) × Nhd 1 $N_{VI} + 1$ 1 Nadj (N_{vt} + 1) × N_{hd} + 1 $(N_{vt} + 1) \times N_{hd}$ (N_{vt} + 2) x N_{hd} - 1 (Nvt + 2) × Nhd (Nvt + 1) Nhd + Nht

FIGURE 16 - REFRESH MEMORY ADDRESSING (MA0-MA13) STATE CHART

NOTE 1 The initial M.A is determined by the contents of start address register, R12/R13. Timing is shown for R12/R13 = 0. Only Non-Interlace and Interlace Sync Modes are shown. NOTE 2 The present CRTC freezes MA addresses at $N_{vd} \propto N_{hd}$ during vertical retrace. A design change is pending to allow MA to free run during vertical retrace time.

MOTOROLA Semiconductor Products Inc.